{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:12:35Z","timestamp":1729624355760,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/icacci.2016.7732365","type":"proceedings-article","created":{"date-parts":[[2016,11,8]],"date-time":"2016-11-08T15:57:45Z","timestamp":1478620665000},"page":"2121-2125","source":"Crossref","is-referenced-by-count":4,"title":["Low power and temperature compatible FinFET based full adder circuit with optimised area"],"prefix":"10.1109","author":[{"given":"Jiwanjot","family":"Kahlon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradeep","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anubhav","family":"Garg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashutosh","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RSM.2015.7354994"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1109\/ICCCCM.2013.6648903","article-title":"Design High performance and Low Power 10T Full Adder Cell Using Double Gate MOSFET at 45nm Technology","author":"srivastava","year":"2013","journal-title":"Intl Conf on Control Computing Communication and Materials (ICCCCM)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357257"},{"key":"ref13","first-page":"155","article-title":"A design approach for fine-grained run-time power gating using locally extracted sleep signals","author":"ohkubo","year":"2007","journal-title":"Proc ICCD"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/GCCT.2015.7342746"},{"year":"0","key":"ref15"},{"key":"ref16","article-title":"Design & Study of a Low Power High Speed Full Adder Using GDI Multiplexer","author":"ghosal","year":"2015","journal-title":"IEEE 2nd Intl Conf on Recent Trends in Information Systems"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1109\/TCSII.2004.831429","article-title":"A Novel Multiplexer-Based Low-Power Full Adder","volume":"51","author":"wang","year":"2004","journal-title":"IEEE transaction circuits and systems II Express briefs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICIEA.2009.5138242"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280071"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845977"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2010.10.2.130"},{"key":"ref6","article-title":"Low Power 10-Transistor Full Adder Design Based on Degenerate Pass Transistor Logic","author":"fa lin","year":"2012","journal-title":"IEEE"},{"key":"ref5","first-page":"407","article-title":"Device Design Considerations for Double-Gate, Ground-Plane, and Single-Gated Ultra-Thin SO1 MOSFET's at the 25 nm Channel Length Generation","author":"sum","year":"1998","journal-title":"IEEE IEDM"},{"key":"ref8","article-title":"Design and Analysis of 8T Full Adder Cell Using Double Gate MOSFET","author":"ruchika","year":"0","journal-title":"Proc of the International Conference on Advances In Engineering And Technology - ICAET-2014"},{"key":"ref7","article-title":"Full-Adder Design with GDI Cell and Independent Double Gate Transistor","author":"forouzandeh","year":"2012","journal-title":"Proc 20th Iranian Conf Electr Eng"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.4.2.119-126"},{"key":"ref1","first-page":"217","article-title":"A high speed 8-transistor full-adder design using novel 3 transistor XOR gates","volume":"2","author":"chowdhary","year":"2008","journal-title":"Int J Of Electrical Systems"},{"key":"ref9","article-title":"Designing and Simulation of Full Adder Cell Using FINFET Technique","author":"saraswatl","year":"0","journal-title":"Proceedings of 7th Intl Conf on Intelligent Systems and Control (ISCO 2013)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379651"},{"key":"ref21","article-title":"Power efficient, clock gated multiplexer based full adder cell using 28 nm technology","volume":"1715","author":"ashutosh","year":"0"}],"event":{"name":"2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","start":{"date-parts":[[2016,9,21]]},"location":"Jaipur, India","end":{"date-parts":[[2016,9,24]]}},"container-title":["2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7592392\/7732013\/07732365.pdf?arnumber=7732365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T23:06:27Z","timestamp":1498345587000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7732365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/icacci.2016.7732365","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}