{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:18:33Z","timestamp":1772205513947,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/icacci.2017.8126028","type":"proceedings-article","created":{"date-parts":[[2017,12,4]],"date-time":"2017-12-04T17:26:11Z","timestamp":1512408371000},"page":"1349-1355","source":"Crossref","is-referenced-by-count":3,"title":["Efficient test scheduling for reusable BIST in 3D stacked ICs"],"prefix":"10.1109","author":[{"given":"Navya","family":"Mohan","sequence":"first","affiliation":[]},{"given":"Maya","family":"Krishnan","sequence":"additional","affiliation":[]},{"given":"Sudhir Kumar","family":"Rai","sequence":"additional","affiliation":[]},{"given":"M.","family":"MathuMeitha","sequence":"additional","affiliation":[]},{"given":"S.","family":"Sivakalyan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","volume":"35","author":"agrawal","year":"2016","journal-title":"A Distributed Reconfigurable and Reusable BIST Infrastructure for Test and Diagnosis of3-D-Stacked ICs"},{"key":"ref3","first-page":"27","author":"jyl\u00e4nki","year":"0","journal-title":"A Thousand Ways to Pack the Bin-A Practical Approach to Two-Dimensional Rectangle Bin Packing"},{"key":"ref6","article-title":"32-bit reconfigurable logic-BIST design using Verilog for ASIC chips","author":"ramesh","year":"2011","journal-title":"Recent Advances in Intelligent Computational Systems (RAICS) 2011 IEEE"},{"key":"ref5","article-title":"Realistic fault modeling for VLSI testing","author":"wojciech","year":"1987","journal-title":"Design Automation 1987 24th Conference on"},{"key":"ref8","first-page":"83","article-title":"A Zero Suppressed Binary Decision Diagram based test set relaxation for single and multiple stuck -at faults","volume":"7","author":"navya","year":"0","journal-title":"International Journal of Mathematical Modelling and Numerical Optimisation"},{"key":"ref7","article-title":"A review on power optimized TPG using LP-LFSR for low power BIST","author":"truptipatil","year":"2016","journal-title":"Futuristic Trends in Research and Innovation for Social Welfare (Startup Conclave) World Conference on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_92"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISAPM.2011.6105753"}],"event":{"name":"2017 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","location":"Udupi","start":{"date-parts":[[2017,9,13]]},"end":{"date-parts":[[2017,9,16]]}},"container-title":["2017 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119306\/8125802\/08126028.pdf?arnumber=8126028","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:50:35Z","timestamp":1516038635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8126028\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icacci.2017.8126028","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}