{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:08:55Z","timestamp":1766066935598,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/icacci.2018.8554617","type":"proceedings-article","created":{"date-parts":[[2018,12,3]],"date-time":"2018-12-03T20:17:32Z","timestamp":1543868252000},"page":"813-819","source":"Crossref","is-referenced-by-count":7,"title":["All Digital Phase Locked Loop for Low Frequency Applications"],"prefix":"10.1109","author":[{"given":"Pradyuman R","family":"Bissa","sequence":"first","affiliation":[]},{"given":"Kirti S","family":"Pande","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2407370"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433844"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TCSII.2010.2048358","article-title":"A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm","volume":"57","author":"wu","year":"2010","journal-title":"IEEE Transaction on Circuits and Systems-II"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039971"},{"key":"ref14","article-title":"A simple technique to reduce clock jitter effects in continuous-time delta-sigma modulators","author":"chang","year":"0","journal-title":"2008 IEEE International Symposium on Circuits and Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2017.8124973"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SCES.2012.6199080"},{"journal-title":"A Low-Power ADPLL Using Feedback DCO Quaterly Disabled in Time Domain","year":"2006","author":"wang","key":"ref3"},{"key":"ref6","first-page":"842","article-title":"Implementation of low power CORDIC algorithm","volume":"13","author":"asok","year":"2018","journal-title":"Journal of Engineering and Applied Sciences"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2299096"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2008.4766592"},{"key":"ref7","first-page":"1352","volume":"2","author":"murugesh","year":"2012","journal-title":"Low Power CORDIC Core with High Throughput"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158490"},{"key":"ref1","first-page":"168169","article-title":"A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application","author":"hwang","year":"2000","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"year":"0","key":"ref9"}],"event":{"name":"2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","start":{"date-parts":[[2018,9,19]]},"location":"Bangalore","end":{"date-parts":[[2018,9,22]]}},"container-title":["2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8536361\/8554361\/08554617.pdf?arnumber=8554617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,15]],"date-time":"2019-01-15T06:02:07Z","timestamp":1547532127000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8554617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icacci.2018.8554617","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}