{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:46:43Z","timestamp":1730227603630,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/icacci.2018.8554639","type":"proceedings-article","created":{"date-parts":[[2018,12,3]],"date-time":"2018-12-03T20:17:32Z","timestamp":1543868252000},"page":"688-694","source":"Crossref","is-referenced-by-count":3,"title":["Accurate Power and Latency Analysis of a Through-Silicon Via(TSV)"],"prefix":"10.1109","author":[{"given":"Ujjwal","family":"Pasupulety","sequence":"first","affiliation":[]},{"given":"Bheemappa","family":"Halavar","sequence":"additional","affiliation":[]},{"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2010.5642539"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479795"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306541"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-9038-3"},{"key":"ref14","volume":"403?408","author":"xu","year":"2010","journal-title":"Exploring dram last level cache for 3d network-on-chip architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"journal-title":"Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs","year":"2013","author":"noia","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2457444"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICOCN.2014.6987095"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2399279"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref1","article-title":"A study of 3d ics integration and formation using tsv","author":"joshi","year":"2012","journal-title":"International Journal of Engineering Trends and Technology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101890"}],"event":{"name":"2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","start":{"date-parts":[[2018,9,19]]},"location":"Bangalore","end":{"date-parts":[[2018,9,22]]}},"container-title":["2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8536361\/8554361\/08554639.pdf?arnumber=8554639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,15]],"date-time":"2019-01-15T06:02:23Z","timestamp":1547532143000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8554639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icacci.2018.8554639","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}