{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T00:25:41Z","timestamp":1771633541259,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/icacci.2018.8554743","type":"proceedings-article","created":{"date-parts":[[2018,12,4]],"date-time":"2018-12-04T01:17:32Z","timestamp":1543886252000},"page":"1499-1504","source":"Crossref","is-referenced-by-count":3,"title":["An Effective Method For Hardware Multiplication Using Vedic Mathematics"],"prefix":"10.1109","author":[{"given":"S","family":"Sujina","sequence":"first","affiliation":[]},{"given":"R","family":"Remya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCCEE.2014.6922295"},{"key":"ref10","author":"sumanashree","year":"0","journal-title":"Design implementation and comparison of 8-bit vedic multiplier using multiplexers and logic gates"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2014.6968393"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CESYS.2017.8321286"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPCT.2016.7530164"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RAICS.2011.6069333"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICETET.2010.57"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.5121\/ijcnc.2010.2405"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060074"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/GET.2015.7453817"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009113"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-81-322-1695-7_46"},{"key":"ref4","article-title":"A reduced-bit multiplication algorithm for digital arithmetic","volume":"2","author":"dhillon","year":"2008","journal-title":"International Journal of Computational and Mathematical Sciences"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/978-81-322-1524-0_15","article-title":"Design and implementation of an efficient multiplier using vedic mathematics and charge recovery logic","author":"appasaheb","year":"2013","journal-title":"Proceedings of International Conference on VLSI Communication Advanced Devices Signals & Systems and Networking (VCASAN-2013)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019334"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/INVENTIVE.2016.7824870"},{"key":"ref29","first-page":"3608","article-title":"Parallel multiplieraccumulator unit based on vedic mathematics","volume":"9","author":"jithin","year":"2015","journal-title":"ARPN Journal of Engineering and Applied Sciences"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CONECCT.2015.7383937"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSyst.2014.6926120"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ic.2011.0071"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815685"},{"key":"ref9","article-title":"Design, implementation & performance of vedic multiplier for different bit lengths","volume":"5","author":"sharma","year":"2017","journal-title":"International Journal of Innovative Research in Computer and Communication Engineering"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2677426"},{"key":"ref20","first-page":"1","article-title":"Design of high speed vedic multiplier using vedic mathematics techniques","volume":"2","author":"kumar","year":"2012","journal-title":"International Journal of Scientific and Research Publications"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/cta.779"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ABLAZE.2015.7155035"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31494-0_10"},{"key":"ref23","first-page":"561","article-title":"Design and implementation of booth multiplier and its application using","volume":"3","author":"sharma","year":"2014","journal-title":"International Journal of Scientific Engineering and Technology"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-013-0818-3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.3.694"}],"event":{"name":"2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","location":"Bangalore","start":{"date-parts":[[2018,9,19]]},"end":{"date-parts":[[2018,9,22]]}},"container-title":["2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8536361\/8554361\/08554743.pdf?arnumber=8554743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T15:26:35Z","timestamp":1643297195000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8554743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/icacci.2018.8554743","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}