{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:24:31Z","timestamp":1722914671040},"reference-count":1,"publisher":"Institute of Electrical and Electronics Engineers","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.1982.1171585","type":"proceedings-article","created":{"date-parts":[[2005,3,24]],"date-time":"2005-03-24T10:09:01Z","timestamp":1111658941000},"page":"1057-1060","source":"Crossref","is-referenced-by-count":0,"title":["A VLSI I\/O chip for multiple signal processor architectures"],"prefix":"10.1109","volume":"7","author":[{"given":"A.","family":"Frey","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref1","article-title":"The Architecture of the Realtime Signal Processor","author":"mintzer","year":"0","journal-title":"Proc 1982 ICASSP"}],"event":{"name":"IEEE International Conference on Acoustics, Speech, and Signal Processing","location":"Paris, France"},"container-title":["ICASSP '82. IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx6\/8370\/26352\/01171585.pdf?arnumber=1171585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:37:07Z","timestamp":1489426627000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1171585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":1,"URL":"https:\/\/doi.org\/10.1109\/icassp.1982.1171585","relation":{},"subject":[]}}