{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T19:25:55Z","timestamp":1730229955293,"version":"3.28.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.1984.1172308","type":"proceedings-article","created":{"date-parts":[[2005,3,24]],"date-time":"2005-03-24T10:09:01Z","timestamp":1111658941000},"page":"692-695","source":"Crossref","is-referenced-by-count":4,"title":["Adder-based digital signal processor architecture for 80 NS cycle time"],"prefix":"10.1109","volume":"9","author":[{"given":"A.","family":"Rainer","sequence":"first","affiliation":[]},{"given":"W.","family":"Ulbrich","sequence":"additional","affiliation":[]},{"given":"L.","family":"Gazsi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"79","article-title":"Digital filter structures related to classical filter networks","volume":"25","author":"fettweis","year":"1971","journal-title":"Arch Elektr \ufffdbetr"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1982.1156364"},{"key":"ref10","article-title":"Single chip signal processor architecture with 80 ns cycle time for filter applications","author":"rainer","year":"1983","journal-title":"1980 L'Aquila Workshop on Digital Signal Processing"},{"key":"ref6","first-page":"845","article-title":"Wave digital lattice filters with application in communications systems","author":"nossek","year":"1983","journal-title":"Proc 1983 IEEE Int Symp Circuits and Systems"},{"key":"ref11","first-page":"232","volume":"1","author":"reitwiesner","year":"1960","journal-title":"Binary Arithmetic Advance in Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1982.1095626"},{"key":"ref12","first-page":"1052","article-title":"Hardware imlementation of wave digital filters using programmable digital signal processors","author":"gazsi","year":"1981","journal-title":"Proc ECCTD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1982.1163937"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/364096.364118"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1981.1051603"},{"journal-title":"Introduction to VLSI Systems","year":"1980","author":"mead","key":"ref9"},{"key":"ref1","first-page":"119","article-title":"Signal-processing design awaits digital takeover","author":"cushman","year":"1981","journal-title":"EDN"}],"event":{"name":"IEEE International Conference on Acoustics, Speech, and Signal Processing","location":"San Diego, CA, USA"},"container-title":["ICASSP '84. IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx6\/8372\/26354\/01172308.pdf?arnumber=1172308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:47:22Z","timestamp":1489427242000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1172308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icassp.1984.1172308","relation":{},"subject":[]}}