{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:08:47Z","timestamp":1729616927738,"version":"3.28.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.1985.1168228","type":"proceedings-article","created":{"date-parts":[[2005,3,23]],"date-time":"2005-03-23T19:59:53Z","timestamp":1111607993000},"page":"1392-1395","source":"Crossref","is-referenced-by-count":7,"title":["VLSI Implementation of a linear systolic array"],"prefix":"10.1109","volume":"10","author":[{"given":"J.","family":"Nash","sequence":"first","affiliation":[]},{"given":"C.","family":"Petrozolin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-5143-3_9"},{"key":"ref3","first-page":"10","article-title":"A 200 MOPs Systolic Processor","author":"blackmer","year":"0","journal-title":"Proc 1981 SPIE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1981.12021"},{"key":"ref6","first-page":"684","article-title":"An Area-Time Efficient VLSI Design of a Radix-4 Multiplier","author":"ercegovac","year":"0","journal-title":"Proc IEEE 1983 Int Conf on Computer Design"},{"key":"ref5","first-page":"130","article-title":"Warp: A Programmable Systolic Array Processor","author":"kung","year":"0","journal-title":"Proc SPIE 1984"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/TASSP.1983.1164051","article-title":"A Highly Concurrent Algorithm and Pipelined Architecture for Solving Toeplitz Systems","volume":"31","author":"kung","year":"1983","journal-title":"IEEE Trans on ASSP"},{"key":"ref7","first-page":"127","article-title":"VLSI Architectures for Adaptive Radar Signal Processing","author":"narayan","year":"0","journal-title":"Proc 1983 SPIE Conf"},{"key":"ref2","first-page":"370","article-title":"On the Implementation and Use of Systolic Array Processors","author":"kung","year":"1983","journal-title":"Proc Int Conf on Computer Design"},{"key":"ref9","first-page":"553","article-title":"An Efficient Structure for 2-D Data Processing","author":"nudd","year":"1983","journal-title":"Proc IEEE Conf on Computer Design"},{"key":"ref1","first-page":"76","article-title":"Special-Purpose Devices for Signal and Image Processing","author":"kung","year":"0","journal-title":"Proc 1980 SPIE Conf"}],"event":{"name":"IEEE International Conference on Acoustics, Speech, and Signal Processing","location":"Tampa, FL, USA"},"container-title":["ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx6\/8361\/26343\/01168228.pdf?arnumber=1168228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:40:05Z","timestamp":1497634805000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1168228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icassp.1985.1168228","relation":{},"subject":[]}}