{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:28:27Z","timestamp":1722914907688},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.1987.1169443","type":"proceedings-article","created":{"date-parts":[[2005,3,24]],"date-time":"2005-03-24T15:09:01Z","timestamp":1111676941000},"page":"1390-1393","source":"Crossref","is-referenced-by-count":0,"title":["A multiprogrammed parallel architecture for digital signal processing"],"prefix":"10.1109","volume":"12","author":[{"family":"Tao Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Nelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Flanagan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Read","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1986.1169046"},{"key":"ref3","first-page":"385","article-title":"On the IC Architecture and Design of 2um CMOS 8 MIPS Digital Signal Processor with Parallel Processing Capability: The PCB 5010\/5011","author":"van wijk","year":"1986","journal-title":"ICASSP 86 Proceedings"},{"journal-title":"The Structure of Computers and Computation","year":"1979","author":"kuck","key":"ref10"},{"key":"ref6","first-page":"570","article-title":"Systolic Algorithms for the CMU Warp Processor","author":"kung","year":"1984","journal-title":"Proceedings of the Seventh International Conference on Pattern Recognition International Association for Pattern Recognition"},{"key":"ref5","first-page":"421","article-title":"The Architecture, Instruction Set and Development Support for the WE DSP32 DIgital Signal Processor","author":"boddie","year":"1986","journal-title":"ICASSP 86 Proceedings"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1986.1663304"},{"journal-title":"VLSI and Modern Signal Processing","year":"1985","key":"ref7"},{"key":"ref2","first-page":"172","article-title":"An Efficient VLSI Multiprocessor for Signal\/Image Processing","author":"hwang","year":"1985","journal-title":"Proc ICCD 85"},{"journal-title":"Programs for Digital Signal Processing","year":"1979","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676654"}],"event":{"name":"IEEE International Conference on Acoustics, Speech, and Signal Processing","location":"Dallas, TX, USA"},"container-title":["ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx6\/8363\/26345\/01169443.pdf?arnumber=1169443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:07:47Z","timestamp":1489442867000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1169443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icassp.1987.1169443","relation":{},"subject":[]}}