{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T06:03:00Z","timestamp":1749621780636,"version":"3.28.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.1987.1169696","type":"proceedings-article","created":{"date-parts":[[2005,3,24]],"date-time":"2005-03-24T15:09:01Z","timestamp":1111676941000},"page":"543-546","source":"Crossref","is-referenced-by-count":15,"title":["Techniques to increase the computational throughput of bit-serial architectures"],"prefix":"10.1109","volume":"12","author":[{"given":"S.","family":"Smith","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"McGregor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Denyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/C-M.1978.217939","article-title":"High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing","volume":"11","author":"waser","year":"1978","journal-title":"Computer"},{"key":"ref12","first-page":"131","author":"lyon","year":"1981","journal-title":"VLSI 81"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1986.1169135"},{"key":"ref4","article-title":"Radix-4 Modules for High-Performance Bit-Serial Computation","author":"smith","year":"1986","journal-title":"Proc IEE"},{"key":"ref3","article-title":"A Single-Phase Clocking Scheme for CMOS VLSI","author":"mcgregor","year":"1987","journal-title":"Proc of the 1987 Conf on Advanced Research in VLSI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1987.1169690"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676620"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093315"},{"key":"ref7","first-page":"67","article-title":"Circuit Elements for VLSI Signal Processing","volume":"2","author":"myers","year":"1984","journal-title":"Br Telecom Technol J"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_22"},{"journal-title":"VLSI Signal Processing A Bit-Serial Approach","year":"1985","author":"denyer","key":"ref1"},{"key":"ref9","first-page":"684","article-title":"An Area-Time Efficient VLSI Design of a Radix-4 Multiplier","author":"ercegovac","year":"1983","journal-title":"Proc IEEE ICCD '83"}],"event":{"name":"IEEE International Conference on Acoustics, Speech, and Signal Processing","location":"Dallas, TX, USA"},"container-title":["ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx6\/8363\/26345\/01169696.pdf?arnumber=1169696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:42:12Z","timestamp":1497634932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1169696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icassp.1987.1169696","relation":{},"subject":[]}}