{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:30:43Z","timestamp":1722915043807},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.1987.1169715","type":"proceedings-article","created":{"date-parts":[[2005,3,24]],"date-time":"2005-03-24T15:09:01Z","timestamp":1111676941000},"page":"495-498","source":"Crossref","is-referenced-by-count":0,"title":["Full-span structural compilation of DSP hardware"],"prefix":"10.1109","volume":"12","author":[{"given":"S.","family":"Smith","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Denyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Renshaw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Asada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Coplan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Keightley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Mhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref3","first-page":"3","author":"denyer","year":"1986","journal-title":"VLSI Signal Processing II"},{"key":"ref10","first-page":"65","article-title":"An Interactive Environment for Creating Module Generators","author":"six","year":"1986","journal-title":"Proc ESSCIRC 86"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1980.20086"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1987.1169690"},{"key":"ref5","first-page":"71","article-title":"Area Optimised MOS Circuit Generation Using the Circuit Synthesis Program MOSYN-2","author":"asada","year":"1986","journal-title":"Proc ESSCIRC '86"},{"key":"ref8","article-title":"A Single-Phase Clocking Scheme for CMOS VLSI","author":"mcgregor","year":"1987","journal-title":"Proc of the 1987 Conf on Advanced Research in VLSI"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1987.1169696"},{"journal-title":"Introduction to VLSI Systems","year":"1980","author":"mead","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809233"},{"journal-title":"VLSI Signal Processing A Bit-Serial Approach","year":"1985","author":"denyer","key":"ref1"}],"event":{"name":"IEEE International Conference on Acoustics, Speech, and Signal Processing","location":"Dallas, TX, USA"},"container-title":["ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx6\/8363\/26345\/01169715.pdf?arnumber=1169715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:42:12Z","timestamp":1497634932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1169715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icassp.1987.1169715","relation":{},"subject":[]}}