{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:38:04Z","timestamp":1722915484718},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.2004.1327039","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"V-29-32","source":"Crossref","is-referenced-by-count":1,"title":["Memory sub-banking scheme for high throughput turbo decoder"],"prefix":"10.1109","volume":"5","author":[{"given":"M.","family":"Tiwari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994936"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4469-2","author":"vucetic","year":"2000","journal-title":"Turbo Codes Principles and Applications"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945427"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2002.5745303"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/BF01880274"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871599"},{"key":"6","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/SIPS.2002.1049701","article-title":"A scalable system architecture for high-throughput Turbo-decoders","author":"thul","year":"2002","journal-title":"IEEE Workshop on Signal Processing Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808451"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008114510995"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816136"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/92.924051"}],"event":{"name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","acronym":"ICASSP-04","location":"Montreal, Que., Canada"},"container-title":["2004 IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9248\/29347\/01327039.pdf?arnumber=1327039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:26:10Z","timestamp":1497594370000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1327039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icassp.2004.1327039","relation":{},"subject":[]}}