{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:46:13Z","timestamp":1742633173462,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.2004.1327046","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"V-57-60","source":"Crossref","is-referenced-by-count":13,"title":["Regular mapping for coarse-grained reconfigurable architectures"],"prefix":"10.1109","volume":"5","author":[{"given":"F.","family":"Hannig","sequence":"first","affiliation":[]},{"given":"H.","family":"Dutta","sequence":"additional","affiliation":[]},{"given":"J.","family":"Teich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"XPP64-A1 Reconfigurable Processor Datasheet","year":"2003","key":"15"},{"key":"16","first-page":"74","article-title":"Implementing high speed matrix processing on a reconfigurable parallel dataflow processor","author":"gunnarsson","year":"2002","journal-title":"Second International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'02)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/564870.564895"},{"key":"14","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/3-540-45874-3_8","article-title":"Exact partitioning of affine dependence algorithms","volume":"2268","author":"teich","year":"2002","journal-title":"Lecture Notes in Computer Science (LNCS)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/780757.780758"},{"key":"12","first-page":"51","article-title":"Design space exploration for massively parallel processor arrays","author":"hannig","year":"2001","journal-title":"Parallel Computing Technologies 6th International Conference PaCT 2001 Proceedings"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378404"},{"key":"1","article-title":"Automatic parallelization in the polytope model","volume":"8","author":"feautrier","year":"1996","journal-title":"Tech Rep"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337559"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"5","article-title":"A dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/950162.950167"},{"journal-title":"PARO Design System Project","year":"0","key":"8"}],"event":{"name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","acronym":"ICASSP-04","location":"Montreal, Que., Canada"},"container-title":["2004 IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9248\/29347\/01327046.pdf?arnumber=1327046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:26:10Z","timestamp":1497594370000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1327046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icassp.2004.1327046","relation":{},"subject":[]}}