{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:38:22Z","timestamp":1722915502857},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.2004.1327075","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T13:50:22Z","timestamp":1096379422000},"page":"V-173-6","source":"Crossref","is-referenced-by-count":6,"title":["An LDPC decoding schedule for memory access reduction"],"prefix":"10.1109","volume":"5","author":[{"given":"K.","family":"Gunnam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Gwan Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Yeary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/GLOCOM.2001.965981"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/4.987093"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","author":"gallager","year":"1963","journal-title":"Low-Density Parity-Check Codes"},{"key":"7","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1145\/566482.566483","article-title":"Low power VLSI decoder architectures for LDPC codes","author":"mansour","year":"2002","journal-title":"Proceedings of International Symposium on Low Power Electronics and Design (ISLPED)"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ISCAS.2003.1205887"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISCAS.2003.1205887"},{"key":"4","article-title":"Joint (3, k)-regular LDPC code and decoder\/encoder design","author":"zhang","year":"0","journal-title":"IEEE Transactions on Signal Processing"},{"key":"8","article-title":"A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes","author":"mansour","year":"2003","journal-title":"Proceedings of IEEE Workshop on Signal Processing Systems (SiPS)"}],"event":{"acronym":"ICASSP-04","name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","location":"Montreal, Que., Canada"},"container-title":["2004 IEEE International Conference on Acoustics, Speech, and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9248\/29347\/01327075.pdf?arnumber=1327075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T06:28:35Z","timestamp":1585895315000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1327075\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icassp.2004.1327075","relation":{},"subject":[]}}