{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,30]],"date-time":"2024-08-30T02:25:08Z","timestamp":1724984708490},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icassp.2006.1660807","type":"proceedings-article","created":{"date-parts":[[2006,8,2]],"date-time":"2006-08-02T20:10:31Z","timestamp":1154549431000},"page":"III-928-III-931","source":"Crossref","is-referenced-by-count":5,"title":["Optimization and Implementation on Fpga of the DCT\/IDCT Algorithm"],"prefix":"10.1109","volume":"3","author":[{"given":"A.B.","family":"Atitallah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Kadionik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Ghozzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Nouel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Masmoudi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ph.","family":"Marchegay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Data Processing Device and method of Computing the Cosine Transform of a Mtrix","year":"0","author":"van eijndhven","key":"19"},{"year":"0","key":"22"},{"year":"0","key":"17"},{"key":"23","doi-asserted-by":"crossref","DOI":"10.1145\/611817.611821","article-title":"The Stratix? Routing and Logic Architecture","author":"lewis","year":"2003","journal-title":"FPGA'03"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/81.250161"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/12.954513"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/12.895848"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/76.836290"},{"year":"0","key":"11"},{"key":"12","first-page":"87","article-title":"New Design Using VHDL Description for DCT Based Circuits","author":"ben ayed","year":"1998","journal-title":"Proc ICME"},{"year":"0","key":"21"},{"year":"0","key":"3"},{"year":"0","key":"20"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/76.767126"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2004.827491"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1989.266596"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223784"}],"event":{"name":"2006 IEEE International Conference on Acoustics Speed and Signal Processing","location":"Toulouse, France"},"container-title":["2006 IEEE International Conference on Acoustics Speed and Signal Processing Proceedings"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11024\/34759\/01660807.pdf?arnumber=1660807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T04:16:52Z","timestamp":1497673012000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1660807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/icassp.2006.1660807","relation":{},"subject":[]}}