{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:42:27Z","timestamp":1729676547416,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/icassp.2013.6638129","type":"proceedings-article","created":{"date-parts":[[2013,10,29]],"date-time":"2013-10-29T19:19:46Z","timestamp":1383074386000},"page":"2615-2619","source":"Crossref","is-referenced-by-count":3,"title":["Efficient task assignment and scheduling for MPSoC DSPS with VS-SPM considering concurrent accesses through data allocation"],"prefix":"10.1109","author":[{"given":"Shouzhen","family":"Gu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Yi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H.M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1016\/j.jpdc.2009.02.005","article-title":"Loop scheduling and bank type assignment for heterogeneous multi-bank memory","volume":"69","author":"qiu","year":"2009","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.823506"},{"key":"17","article-title":"Loop scheduling with complete memory latency hiding on multi-core architecture","author":"xue","year":"2006","journal-title":"Proceedings of 11th International Conference on Parallel and Distributed Systems"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2189768"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629473"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.20"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2011.10.002"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.71"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2009.86"},{"key":"14","article-title":"Optimal data placement and duplication for embedded multi-core systems with scratch pad memory","author":"guo","year":"0","journal-title":"IEEE Transactions on COMPUTER-AIDED DESIGN of Integrated Circuits and Systems (TCAD)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2008.4517894"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0362-3"},{"journal-title":"TMS370CX7X 8-bit Microcontroller","year":"1997","key":"3"},{"key":"20","article-title":"Data allocation optimization for hybrid scratch pad memory with sram and non-volatile memory","author":"hu","year":"0","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI)"},{"key":"2","article-title":"On-chip vs offchip memory: The data partitioning problem in embedded processor-based systems","volume":"5","author":"preeti","year":"2000","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/774801.774805"},{"key":"10","article-title":"Management and optimization for non-volatile memory based hybrid scratchpad memory on multi-core embedded processors","author":"hu","year":"0","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.143"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2001.941118"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012623"},{"journal-title":"CPU12 Reference Manual","year":"2000","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.79"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.102"}],"event":{"name":"ICASSP 2013 - 2013 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","start":{"date-parts":[[2013,5,26]]},"location":"Vancouver, BC, Canada","end":{"date-parts":[[2013,5,31]]}},"container-title":["2013 IEEE International Conference on Acoustics, Speech and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6619549\/6637585\/06638129.pdf?arnumber=6638129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:02:29Z","timestamp":1498078949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6638129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/icassp.2013.6638129","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}