{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:05:15Z","timestamp":1725451515802},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/icassp.2013.6638161","type":"proceedings-article","created":{"date-parts":[[2013,10,29]],"date-time":"2013-10-29T19:19:46Z","timestamp":1383074386000},"page":"2770-2774","source":"Crossref","is-referenced-by-count":1,"title":["Processor architecture for software implementation of multi-sector G-RAKE receivers for HSUPA wireless infrastructure"],"prefix":"10.1109","author":[{"given":"D.","family":"Sreedhar","sequence":"first","affiliation":[]},{"given":"J. H.","family":"Derby","sequence":"additional","affiliation":[]},{"given":"A. J.","family":"Vega","sequence":"additional","affiliation":[]},{"given":"B.","family":"Rogers","sequence":"additional","affiliation":[]},{"given":"C. L.","family":"Johnson","sequence":"additional","affiliation":[]},{"given":"R. K.","family":"Montoye","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/49.864017"},{"key":"2","first-page":"104","article-title":"A wire-speed PowerTM processor: 2.3GHz 45nm SOI with 16 cores and 64 threads","author":"johnson","year":"2010","journal-title":"Proc ISSCC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VETECF.2002.1040437"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.3"},{"journal-title":"ADSP-TS201 TigerSHARCTM Processor Programming Reference","year":"2005","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/35.983924"},{"key":"5","first-page":"85","article-title":"Vector-based acceleration in the IBM PowerENTM processor to enable software-defined radio","author":"derby","year":"2011","journal-title":"Proc SDR 11 Technical Conf and Product Exposition"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169045"},{"journal-title":"QorIQ Qonverge B4860 Baseband Processor","year":"2012","key":"9"},{"journal-title":"TMS320TCI6616 Communications Infrastructure KeyStone SoC","year":"2012","key":"8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VETECS.2011.5956383"},{"journal-title":"PowerISATM Ver 2 06 Rev B","year":"2010","key":"12"}],"event":{"name":"ICASSP 2013 - 2013 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","start":{"date-parts":[[2013,5,26]]},"location":"Vancouver, BC, Canada","end":{"date-parts":[[2013,5,31]]}},"container-title":["2013 IEEE International Conference on Acoustics, Speech and Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6619549\/6637585\/06638161.pdf?arnumber=6638161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:15:19Z","timestamp":1490210119000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6638161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icassp.2013.6638161","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}