{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:27:05Z","timestamp":1725697625977},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/icassp.2014.6854552","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T19:23:23Z","timestamp":1406661803000},"page":"4993-4997","source":"Crossref","is-referenced-by-count":13,"title":["Cooperative CPU+GPU deblocking filter parallelization for high performance HEVC video codecs"],"prefix":"10.1109","author":[{"given":"Diego F.","family":"de Souza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Subversion Repository for the HEVC Test Model Version HM 11 0","year":"2013","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2013.6626260"},{"journal-title":"Common Test Conditions and Software Reference Configurations","year":"2013","author":"bossen","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638151"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571936"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2012.147"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VCIP.2012.6410845"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221192"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"year":"0","key":"1"},{"key":"10","first-page":"233","article-title":"A parallel deblocking filter based on H.264\/AVC video coding standard","author":"li","year":"2013","journal-title":"Circuits and Systems (ISCAS) IEEE International Symposium On 2013"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"journal-title":"NVIDIA CUDA Compute Unified Device Architecture Programming Guide","year":"2007","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223053"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221255"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2013.6738378"},{"journal-title":"Programming Massively Parallel Processors A Hands-on Approach","year":"2013","author":"kirk","key":"8"}],"event":{"name":"ICASSP 2014 - 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","start":{"date-parts":[[2014,5,4]]},"location":"Florence, Italy","end":{"date-parts":[[2014,5,9]]}},"container-title":["2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6844297\/6853544\/06854552.pdf?arnumber=6854552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:28:03Z","timestamp":1490290083000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6854552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icassp.2014.6854552","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}