{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:21:15Z","timestamp":1729635675062,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/icassp.2016.7471837","type":"proceedings-article","created":{"date-parts":[[2016,6,24]],"date-time":"2016-06-24T01:58:30Z","timestamp":1466733510000},"page":"1055-1059","source":"Crossref","is-referenced-by-count":1,"title":["Retiming and dual-supply voltage based energy optimization for DSP applications"],"prefix":"10.1109","author":[{"given":"Teng","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miodrag","family":"Potkonjak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"665","DOI":"10.1109\/TCAD.2004.826551","article-title":"Minimizing total power by simultaneous Vdd\/Vth assignment","volume":"5","author":"srivastava","year":"2004","journal-title":"Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref11","first-page":"650","article-title":"An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning","author":"lee","year":"2007","journal-title":"In Proceedings of the 2007 IEEE\/ACM international conference on Computer-aided design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364665"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770804"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240652"},{"key":"ref3","article-title":"Integrating logic synthesis, technology mapping, and retiming","author":"mishchenko","year":"0","journal-title":"In Proc IWLS'05 2006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896441"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224084"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263279"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.62793"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821548"}],"event":{"name":"2016 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","start":{"date-parts":[[2016,3,20]]},"location":"Shanghai","end":{"date-parts":[[2016,3,25]]}},"container-title":["2016 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7465907\/7471614\/07471837.pdf?arnumber=7471837","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T17:00:21Z","timestamp":1498323621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7471837\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icassp.2016.7471837","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}