{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T19:36:22Z","timestamp":1730230582350,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/icassp40776.2020.9054126","type":"proceedings-article","created":{"date-parts":[[2020,4,9]],"date-time":"2020-04-09T20:21:13Z","timestamp":1586463673000},"page":"1558-1562","source":"Crossref","is-referenced-by-count":3,"title":["Accelerating Linear Algebra Kernels on a Massively Parallel Reconfigurable Architecture"],"prefix":"10.1109","author":[{"given":"A.","family":"Soorishetty","sequence":"first","affiliation":[]},{"given":"J.","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pal","sequence":"additional","affiliation":[]},{"given":"D.","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"T.","family":"Mudge","sequence":"additional","affiliation":[]},{"given":"R.","family":"Dreslinski","sequence":"additional","affiliation":[]},{"given":"C.","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1596543.1596545"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1007\/978-3-540-45234-8_7"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/MM.2012.51"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ARITH.2013.21"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TC.2014.2315627"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ASAP.2012.18"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/3079856.3080256"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/HPCA.2018.00067"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JSSC.2019.2960480"},{"key":"ref19","first-page":"150c","article-title":"A 7.3 m output non-zeros\/j sparse matrix-matrix multiplication accelerator using memory reconfiguration in 40 nm","author":"pal","year":"2019","journal-title":"2019 Symp VLSI Technology"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1177\/1094342015576774"},{"key":"ref3","first-page":"9","article-title":"CULA: hybrid GPU accelerated linear algebra routines","volume":"7705","author":"humphrey","year":"2010","journal-title":"Modeling and Simulation for Defense Systems and Applications V"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1007\/978-3-642-19328-6_10"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/IPDPSW.2010.5470941"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/FPL.2013.6645604"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICEE.2008.4553939"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISCAS.2009.5117678"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICCD.2017.29"},{"key":"ref9","first-page":"235","article-title":"Coarse grained reconfigurable architectures in the past 25 years: overview and classification","volume":"1","author":"wijtvliet","year":"2017","journal-title":"Proceedings - 16th International Conference on Embedded Computer Systems Architectures Modeling and Simulation SAMOS 2016"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JETCAS.2012.2193936"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1137\/0106004"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1137\/1032002"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1145\/3085572"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","start":{"date-parts":[[2020,5,4]]},"location":"Barcelona, Spain","end":{"date-parts":[[2020,5,8]]}},"container-title":["ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9040208\/9052899\/09054126.pdf?arnumber=9054126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:25:59Z","timestamp":1656375959000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9054126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/icassp40776.2020.9054126","relation":{},"subject":[],"published":{"date-parts":[[2020,5]]}}}