{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T12:12:51Z","timestamp":1775477571877,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T00:00:00Z","timestamp":1685836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T00:00:00Z","timestamp":1685836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,4]]},"DOI":"10.1109\/icassp49357.2023.10097007","type":"proceedings-article","created":{"date-parts":[[2023,5,5]],"date-time":"2023-05-05T13:28:30Z","timestamp":1683293310000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["An Adaptive DFE Using Light-Pattern-Protection Algorithm in 12 NM CMOS Technology"],"prefix":"10.1109","author":[{"given":"Shiyuan","family":"Xing","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changlong","family":"Lin","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuchen","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Computing Technology,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huandong","family":"Wang","sequence":"additional","affiliation":[{"name":"Loongson Technology Corporation,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Compute Express LinkTM (CXLTM): Enabling heterogeneous data-centric computing with heterogeneous memory hierarchy","author":"sharma","year":"0","journal-title":"IEEE Micro"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SaPIW.2018.8401666"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1109\/ASSCC.2006.357932","article-title":"Modified LMS Adaptation Algorithm for a Discrete-Time Edge Equalizer of Serial I\/O","author":"wong","year":"2006","journal-title":"2006 IEEE Asian Solid-State Circuits Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001876"},{"key":"ref11","year":"0","journal-title":"JEDEC DDR5 standard"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON52560.2021.9620339"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2858","DOI":"10.1109\/TCSI.2012.2206456","article-title":"A 5.4\/2.7\/1.62-Gb\/s Receiver for DisplayPort Version 1.2 With Multi-Rate Operation Scheme","volume":"59","author":"lee","year":"2012","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530680"},{"key":"ref17","article-title":"PCI EXPRESS BASE SPECIFICATION","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2010.5642789"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3153396"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579314"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977461"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1012","DOI":"10.1109\/JSSC.2004.842863","article-title":"Autonomous dual-mode (PAM2\/4) serial link transceiver with adaptive equalization and data recovery","volume":"40","author":"stojanovic","year":"2005","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987690"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731594"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3137807"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS48591.2020.9231458"}],"event":{"name":"ICASSP 2023 - 2023 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","location":"Rhodes Island, Greece","start":{"date-parts":[[2023,6,4]]},"end":{"date-parts":[[2023,6,10]]}},"container-title":["ICASSP 2023 - 2023 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10094559\/10094560\/10097007.pdf?arnumber=10097007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,13]],"date-time":"2023-11-13T13:58:13Z","timestamp":1699883893000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10097007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/icassp49357.2023.10097007","relation":{},"subject":[],"published":{"date-parts":[[2023,6,4]]}}}