{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:28Z","timestamp":1761581068238,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/icawst.2012.6469623","type":"proceedings-article","created":{"date-parts":[[2013,3,2]],"date-time":"2013-03-02T07:40:34Z","timestamp":1362210034000},"page":"257-262","source":"Crossref","is-referenced-by-count":5,"title":["ONoC-SPL: Customized Network-on-Chip (NoC) architecture and prototyping for data-intensive computation applications"],"prefix":"10.1109","author":[{"given":"Akram","family":"Ben Ahmed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Mori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abderazek","family":"Ben Abdallah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1109\/ISPAN.2004.1300467","article-title":"High performance hierarchical torus network under matrix transpose traffic patterns","author":"hafizur rahman","year":"2004","journal-title":"Proc 7th International Sym on Parallel Architectures Algorithms and Netowrks (ISPAN-04)"},{"journal-title":"Balancing Performance Area and Power in an On-Chip Network","year":"2004","author":"gold","key":"17"},{"year":"0","key":"18"},{"key":"15","article-title":"Network-on-chip in digital hearing aids","author":"rasmussen","year":"2006","journal-title":"Informatics and Mathematical Modelling Technical Univ Denmark"},{"key":"16","article-title":"Survey of network on chip (NoC) architectures and contributions","volume":"3","author":"agarwal","year":"2009","journal-title":"Journal Of Engineering Computing And Architecture"},{"key":"13","first-page":"74","article-title":"Ad-vanced design issue for OASIS network-on-chip architecture","author":"mori","year":"2010","journal-title":"IEEE International Conference on BWCCA"},{"key":"14","first-page":"318","article-title":"Design and evaluation of a complexity effective network-on-chip architecture on FPGA","author":"mori","year":"2009","journal-title":"The 19th Intelligent System Symposium (FAN 2009)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347957"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2008.4542430"},{"key":"3","article-title":"Architecture and design of efficient 3D network-on-chip (3D NoC) for custom multicore SoC","author":"ben ahmed","year":"2010","journal-title":"IEEE Proc of BWCCA-2010"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341518"},{"key":"2","article-title":"Basic network-on-chip interconnection for future gigascale MCSoCs applications: Communication and computation orthogonalization","author":"ben abdallah","year":"2006","journal-title":"Proc of Tunisia-Japan Symposium on Society Science and Technology (TJASSST)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.160"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268999"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"6","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: Qos architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture"},{"key":"5","first-page":"105","article-title":"A network on chip architecture and design methodology","author":"kumar","year":"2002","journal-title":"VLSI 2002 Proceedings IEEE Computer Society Annual Symposium on"},{"key":"4","first-page":"154","author":"bononi","year":"2006","journal-title":"Simulation and Analysis of Network on Chip Architectures Ring Spidergon and 2D Mesh"},{"key":"9","first-page":"914","article-title":"SUNMAP: a tool for automatic topology selection and generation for NoCs","author":"murali","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"8","article-title":"On connecting cores to packet switched on-chip networks: A case study with MicroBlaze processor cores","author":"holsmark","year":"2004","journal-title":"7th IEEE workshop DDECS 04"}],"event":{"name":"2012 4th International Conference on Awareness Science and Technology (iCAST)","start":{"date-parts":[[2012,8,21]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,8,24]]}},"container-title":["4th International Conference on Awareness Science and Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6459624\/6469577\/06469623.pdf?arnumber=6469623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T08:37:21Z","timestamp":1498034241000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6469623\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/icawst.2012.6469623","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}