{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,18]],"date-time":"2025-04-18T18:43:21Z","timestamp":1745001801458,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/icc.2004.1312669","type":"proceedings-article","created":{"date-parts":[[2008,8,28]],"date-time":"2008-08-28T01:19:24Z","timestamp":1219886364000},"page":"1090-1096 Vol.2","source":"Crossref","is-referenced-by-count":58,"title":["Variable packet size buffered crossbar (CICQ) switches"],"prefix":"10.1109","author":[{"given":"M.","family":"Katevenis","sequence":"first","affiliation":[]},{"given":"G.","family":"Passas","sequence":"additional","affiliation":[]},{"given":"D.","family":"Simos","sequence":"additional","affiliation":[]},{"given":"I.","family":"Papaefstathiou","sequence":"additional","affiliation":[]},{"given":"N.","family":"Chrysos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"Performance Evaluation of Variable Packet Size Buffered Crossbar Switches","author":"passas","year":"2003","journal-title":"Technical Report FORTH-ICS\/TR-328"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.1987.1146646"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.1987.1146657"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.966256"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1179894"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2001.923645"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2003.1233917"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2003.1203733"},{"key":"ref17","article-title":"Design Issues of Variable Packet Size, Multiple Priority Buffered Crossbars","author":"chrysos","year":"2003","journal-title":"FORTH-ICS Tech Rep"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2004.1378142"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2003.1226672"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1997.644510"},{"article-title":"Fair scheduling for Input Buffered Switches","year":"0","author":"ni","key":"ref4"},{"key":"ref27","first-page":"438","article-title":"Flow Control Scheduling","author":"gramsamer","year":"2002","journal-title":"revised and extended version of ICCCN"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.659664"},{"year":"0","key":"ref29","article-title":"Cooperative Association for Internet Data Analysis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/49.772435"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2001.937187"},{"key":"ref7","first-page":"737","article-title":"Performance Evaluation of a Combined Input and Crosspoint Queued Switch","volume":"e83 b","author":"nabeshima","year":"2000","journal-title":"IEICE Trans Commun"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/90.336324"},{"key":"ref9","first-page":"6","article-title":"Few buffers suffice: Explaining why and how crossbars with weighted fair queuing converge to weighted max-min fairness","author":"georgakopoulos","year":"2003"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"ref20","first-page":"78","article-title":"Fast Parallel Comparison Circuits for Scheduling","author":"harteros","year":"2002","journal-title":"Technical Report FORTH-ICS\/TR-304"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/40.748794"},{"journal-title":"Version 2 0","article-title":"but no longer there","year":"1995","key":"ref21"},{"journal-title":"UMC 0 13 micron Libraries","year":"0","key":"ref24"},{"journal-title":"UMC 0 18 micron Libraries","year":"0","key":"ref23"},{"journal-title":"Silicon Encounter Place-and-Route Reference Manual","article-title":"Cadence Design Systems","year":"0","key":"ref26"},{"journal-title":"Synopsys Design Compiler","year":"0","key":"ref25"}],"event":{"name":"2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577)","start":{"date-parts":[[2004,6,24]]},"location":"Paris, France","end":{"date-parts":[[2004,6,24]]}},"container-title":["2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9179\/29119\/01312669.pdf?arnumber=1312669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T16:52:58Z","timestamp":1489510378000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1312669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/icc.2004.1312669","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}