{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T00:12:12Z","timestamp":1768349532991,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/icc.2012.6363991","type":"proceedings-article","created":{"date-parts":[[2012,12,4]],"date-time":"2012-12-04T05:17:44Z","timestamp":1354598264000},"page":"3692-3697","source":"Crossref","is-referenced-by-count":18,"title":["Parallel LDPC decoder implementation on GPU based on unbalanced memory coalescing"],"prefix":"10.1109","author":[{"given":"Soonyoung","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaekyun","family":"Moon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-010-0547-9"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2011.5941084"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.66"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSTARS.2011.2142295"},{"key":"11","author":"kirk","year":"2009","journal-title":"Programming Massively Parallel Processors"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345220"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090867"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961141"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"10","author":"harris","year":"2010","journal-title":"Optimizing Parallel Reduction in CUDA"},{"key":"7","author":"lin","year":"2004","journal-title":"Error Control Coding 2 Edition"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511803253"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894409"},{"key":"4","first-page":"520523","article-title":"VLSI decoding architecture with improved convergence speed and reduced decoding latency for irregular LDPC codes in WiMAX","author":"ueng","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"9","year":"2010","journal-title":"NVIDIA CUDA C Programming Guide Version 3 2"},{"key":"8","year":"0"}],"event":{"name":"ICC 2012 - 2012 IEEE International Conference on Communications","location":"Ottawa, ON, Canada","start":{"date-parts":[[2012,6,10]]},"end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 IEEE International Conference on Communications (ICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6350935\/6363631\/06363991.pdf?arnumber=6363991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:43:25Z","timestamp":1490132605000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6363991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icc.2012.6363991","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}