{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:41:55Z","timestamp":1773247315858,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/icc.2012.6364973","type":"proceedings-article","created":{"date-parts":[[2012,12,4]],"date-time":"2012-12-04T00:17:44Z","timestamp":1354580264000},"page":"7029-7033","source":"Crossref","is-referenced-by-count":22,"title":["Performance of rate 0.96 (68254, 65536) EG-LDPC code for NAND Flash memory error correction"],"prefix":"10.1109","author":[{"given":"Jonghong","family":"Kim","sequence":"first","affiliation":[]},{"given":"Dong-hwan","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Wonyong","family":"Sung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"18","first-page":"5","article-title":"Scaling non-volatile memory below 30 nm","author":"prall","year":"2007","journal-title":"Proc Non Volatile Semicond Memory Workshop"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2026658"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046966"},{"key":"14","first-page":"1","article-title":"Estimating information-theoretical NAND flash memory storage capacity and its implication to memory system design space exploration","author":"dong","year":"2011","journal-title":"IEEE Trans VLSI Syst"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.840867"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/18.910577"},{"key":"3","first-page":"497","article-title":"A 4Gb 2b\/cell NAND flash memory with embedded 5b BCH ECC for 36MB\/s system read throughput","author":"micheloni","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746287"},{"key":"10","article-title":"Cyclic and quasi-cyclic LDPC codes on row and column constrained parity-check matrices and their trapping sets","author":"huang","year":"2010","journal-title":"submitted to IEEE Trans Inf Theory"},{"key":"7","author":"cho","year":"0","journal-title":"Optimal Ouput Quantization of Binary Input AWGN Channel for Belief-propagation Decoding of LDPC Codes"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060275"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/18.959255"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"}],"event":{"name":"ICC 2012 - 2012 IEEE International Conference on Communications","location":"Ottawa, ON, Canada","start":{"date-parts":[[2012,6,10]]},"end":{"date-parts":[[2012,6,15]]}},"container-title":["2012 IEEE International Conference on Communications (ICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6350935\/6363631\/06364973.pdf?arnumber=6364973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:45:04Z","timestamp":1490114704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6364973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icc.2012.6364973","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}