{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:44:46Z","timestamp":1729633486057,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/icc.2014.6883783","type":"proceedings-article","created":{"date-parts":[[2014,9,3]],"date-time":"2014-09-03T10:10:33Z","timestamp":1409739033000},"page":"3013-3018","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic voltage and frequency scaling control for crossbars in input-queued switches"],"prefix":"10.1109","author":[{"given":"Andrea","family":"Bianco","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Giaccone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Ricca","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/26.780463"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/OnlineGreenCom.2013.6731028"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.191"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"12","first-page":"91","article-title":"Dynamic voltage scaling with links for power optimization of interconnection networks","author":"shang","year":"2003","journal-title":"High-Performance Computer Architecture (HPCA)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1179895"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/514049.514051"},{"journal-title":"Definitive MPLS Network Designs","year":"2005","author":"guichard","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.220"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2002.803939"},{"key":"5","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"IEEE International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1002\/0470113952"},{"key":"8","doi-asserted-by":"crossref","first-page":"1239","DOI":"10.1109\/TVLSI.2005.859588","article-title":"The limit of dynamic voltage scaling and insomniac dynamic voltage scaling","volume":"13","author":"zhai","year":"2005","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"}],"event":{"name":"ICC 2014 - 2014 IEEE International Conference on Communications","start":{"date-parts":[[2014,6,10]]},"location":"Sydney, NSW","end":{"date-parts":[[2014,6,14]]}},"container-title":["2014 IEEE International Conference on Communications (ICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6878057\/6883277\/06883783.pdf?arnumber=6883783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T15:49:47Z","timestamp":1498146587000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6883783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icc.2014.6883783","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}