{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:04:55Z","timestamp":1730232295095,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/icc.2019.8761562","type":"proceedings-article","created":{"date-parts":[[2019,7,16]],"date-time":"2019-07-16T00:16:31Z","timestamp":1563236191000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Garbage Collection Algorithms for Meta Data Updates in NAND Flash"],"prefix":"10.1109","author":[{"given":"Minghai","family":"Qin","sequence":"first","affiliation":[]},{"given":"Robert","family":"Mateescu","sequence":"additional","affiliation":[]},{"given":"Qingbo","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Cyril","family":"Guyot","sequence":"additional","affiliation":[]},{"given":"Dejan","family":"Vucinic","sequence":"additional","affiliation":[]},{"given":"Zvonimir","family":"Bandic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1149","DOI":"10.1109\/4.475701","article-title":"A 3.3V 32 Mb NAND flash memory with incremental step pulse programming scheme","volume":"30","author":"suh","year":"1995","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2007.12.019"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"5102","DOI":"10.1109\/TIT.2013.2257916","article-title":"Time-space constrained codes for phase-change memories","volume":"59","author":"qin","year":"2013","journal-title":"IEEE Trans Inform Theory"},{"key":"ref2","first-page":"25","article-title":"Highly manufacturable 1 Gb NAND flash using 0.12 nm process technology","author":"choi","year":"2001","journal-title":"IEDM Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"}],"event":{"name":"ICC 2019 - 2019 IEEE International Conference on Communications (ICC)","start":{"date-parts":[[2019,5,20]]},"location":"Shanghai, China","end":{"date-parts":[[2019,5,24]]}},"container-title":["ICC 2019 - 2019 IEEE International Conference on Communications (ICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753818\/8761046\/08761562.pdf?arnumber=8761562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:09:05Z","timestamp":1657854545000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8761562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icc.2019.8761562","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}