{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:25:16Z","timestamp":1725539116643},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2003.1257627","type":"proceedings-article","created":{"date-parts":[[2004,5,13]],"date-time":"2004-05-13T10:43:37Z","timestamp":1084445017000},"page":"169-175","source":"Crossref","is-referenced-by-count":4,"title":["Equivalent waveform propagation for static timing analysis"],"prefix":"10.1109","author":[{"given":"M.","family":"Hashimoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Yamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Onodera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370414"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14771"},{"key":"ref12","first-page":"19","article-title":"Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation","author":"o'brien","year":"1992","journal-title":"Proc ICCAD"},{"key":"ref13","article-title":"Interconnect Analysis and Synthesis","author":"cheng","year":"2000","journal-title":"A Wiley-Interscience Publications"},{"key":"ref14","first-page":"222","article-title":"Hurwitz Stable Reduced Order Modeling for RLC Interconnect Trees","author":"yang","year":"2000","journal-title":"Proc ICCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.506141"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994889"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.261.0100"},{"key":"ref8","first-page":"720","article-title":"Driver Modeling and Alignment for Worst-Case Delay Noise","author":"sirichotiyakul","year":"2001","journal-title":"Proc DAC"},{"journal-title":"Semiconductor Industry Association International Technology Roadmap for Semiconductors","year":"2001","key":"ref7"},{"journal-title":"Principles of CMOS VLSI Design","year":"1992","author":"weste","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643366"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1999.806463"}],"event":{"name":"ICCAD-2003. International Conference on Computer Aided Design","acronym":"ICCAD-03","location":"San Jose, CA, USA"},"container-title":["ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8895\/28127\/01257627.pdf?arnumber=1257627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:30:13Z","timestamp":1489440613000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1257627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccad.2003.1257627","relation":{},"subject":[]}}