{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T04:30:24Z","timestamp":1745123424070},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2003.1257876","type":"proceedings-article","created":{"date-parts":[[2004,5,13]],"date-time":"2004-05-13T14:43:37Z","timestamp":1084459417000},"page":"627-632","source":"Crossref","is-referenced-by-count":3,"title":["Leakage power optimization techniques for ultra deep sub-micron multi-level caches"],"prefix":"10.1109","author":[{"family":"Nam Sung Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Mudge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref12","first-page":"61","article-title":"Adaptive mode-control: a static-power-efficient cache design","author":"zhou","year":"2001","journal-title":"Proc IEEE Parallel Architecture and Compilation Tech"},{"key":"ref13","article-title":"An integrated cache timing, power, and area model","author":"shivakumar","year":"2002","journal-title":"WRL Research Report"},{"year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"ref18","article-title":"The SimpleScalar toolset version 2.0","author":"burger","year":"1997","journal-title":"Tech Rept TR-97-1342"},{"key":"ref19","first-page":"406","article-title":"Computer architecture-A quantitative approach","author":"hennessy","year":"2003"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1145\/280756.280939","article-title":"A low power SRAM using auto-backgate-con-trolled MT-CMOS","author":"nii","year":"1998","journal-title":"IEEE lntl Symp Low Power Electronic Device"},{"key":"ref3","first-page":"24","article-title":"A 0.5–1 V MTCMOS\/SIMOX SRAM macro with multi-Vth memory cells","author":"douseki","year":"2000","journal-title":"IEEE Intl SOI Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.994983"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.799853"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"year":"0","key":"ref1"},{"key":"ref9","first-page":"219","article-title":"Drowsy instruction caches","author":"kim","year":"2002","journal-title":"Int Symp Microarchitecture"},{"year":"2002","key":"ref20","article-title":"800\/1066MHz RDRAM advanced information"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994936"}],"event":{"name":"ICCAD-2003. International Conference on Computer Aided Design","acronym":"ICCAD-03","location":"San Jose, CA, USA"},"container-title":["ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8895\/28127\/01257876.pdf?arnumber=1257876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:02:32Z","timestamp":1497596552000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1257876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccad.2003.1257876","relation":{},"subject":[]}}