{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:38:54Z","timestamp":1774719534030,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2004.1382538","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T20:29:50Z","timestamp":1109104190000},"page":"29-34","source":"Crossref","is-referenced-by-count":15,"title":["Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation"],"prefix":"10.1109","author":[{"family":"Kihwan Choi","sequence":"first","affiliation":[]},{"family":"Wonbok Lee","sequence":"additional","affiliation":[]},{"given":"R.","family":"Soma","sequence":"additional","affiliation":[]},{"given":"M.","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"17","year":"0","journal-title":"Developer's Manual \"Intel XScale Microarchitecture for the PXA255 Processor\""},{"key":"18","year":"0","journal-title":"User's Manual \"Intel XScale Microarchitecture for the PXA255 Processor\""},{"key":"15","year":"0"},{"key":"16","year":"0"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1109\/DATE.2004.1268819","article-title":"Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times","author":"choi","year":"2004","journal-title":"Proc of Design Automation and Test in Europe"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996718"},{"key":"11","article-title":"Using IPC variation in workloads with externally specified rates to reduce power consumption","author":"ghiasi","year":"2000","journal-title":"Proc Workshop Complexity Effective Design"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581668"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1995.492493"},{"key":"20","year":"0"},{"key":"2","year":"0","journal-title":"Cruso SE Processor TM5800 Data Book v2 1"},{"key":"1","year":"0","journal-title":"Developer Manual \"Intel 80200 Processor Based on Intel XScale Microarchitecture \""},{"key":"10","article-title":"Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches","author":"hsu","year":"2002","journal-title":"Proc Workshop Power-Aware Computer Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368693"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378551"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1998.739744"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781298"},{"key":"9","article-title":"Compiler-directed dynamic voltage scaling for memory-bound applications","volume":"dcs tr 498","author":"hsu","year":"2002","journal-title":"Technical Report"},{"key":"8","first-page":"13","article-title":"Scheduling for reduced CPU energy","author":"weiser","year":"1994","journal-title":"Proc 1st Symp Operating Systems Design and Implementation"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","location":"San Jose, CA, USA","acronym":"ICCAD-04"},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382538.pdf?arnumber=1382538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T16:09:13Z","timestamp":1497629353000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1382538\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382538","relation":{},"subject":[]}}