{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:23:22Z","timestamp":1763724202544},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2004.1382541","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T20:29:50Z","timestamp":1109104190000},"source":"Crossref","is-referenced-by-count":54,"title":["DAG-aware circuit compression for formal verification"],"prefix":"10.1109","author":[{"given":"P.","family":"Bjesse","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Boralv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012722"},{"key":"22","author":"hachtel","year":"1996","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"17","article-title":"Finding bugs in an Alpha microprocessor using satisfiability solvers","author":"bjesse","year":"2000","journal-title":"Proc 12th Int Conf on Computer Aided Verification"},{"key":"23","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report of University of Berkeley"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597155"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45657-0_29","article-title":"NuSMV 2: An OpenSource tool for symbolic model checking","author":"cimatti","year":"2002","journal-title":"Proc 14th Int Conf on Computer Aided Verification"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-40922-X_23","article-title":"SAT-based verification without state space traversal","author":"bjesse","year":"2000","journal-title":"Formal Methods in Computer Aided Design"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1007\/10722167_13","article-title":"Combining decision diagrams and SAT procedures for efficient symbolic model checking","author":"williams","year":"2000","journal-title":"Proc 12th Int Conf on Computer Aided Verification"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(00)00082-X"},{"key":"11","article-title":"Symbolic reachability analysis based on SAT-solvers","author":"abdullah","year":"2000","journal-title":"Proc TACAS '00 9th Int Conf on Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.771175"},{"key":"21","author":"micheli","year":"1994","journal-title":"Synthesis and Optimization of Boolean Circuits"},{"key":"3","article-title":"Interpolation and SAT-based model checking","author":"mcmillan","year":"2001","journal-title":"Proc 13th Int Conf on Computer Aided Verification"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378470"},{"key":"2","article-title":"On-the-fly compression of logical circuits","author":"ganai","year":"2000","journal-title":"Proc IEEE\/ACM Int Workshop on Logic Synthesis"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1997.614938"},{"key":"7","author":"kurshan","year":"1994","journal-title":"Computer Aided Verification of Coordinating Processes"},{"key":"6","article-title":"Using synthesis techniques in SAT-solvers","author":"drechsler","year":"2004","journal-title":"GI\/ITG\/GMM-Workshop Methoden Beschreibungssprachen Modellierung Verifikation von Schaltungen Systemen"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968615"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"9","article-title":"SAT-based predicate abstraction for hardware verification","author":"clarke","year":"2003","journal-title":"Proc 6th Int Conf on Theory and Practice of Satisfiability Testing"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-36126-X_3","article-title":"Automated abstraction refinement for model checking large state spaces using SAT based conflict analysis","author":"chauhan","year":"2002","journal-title":"Formal Methods in Computer Aided Design"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","location":"San Jose, CA, USA","acronym":"ICCAD-04"},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382541.pdf?arnumber=1382541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T16:09:13Z","timestamp":1497629353000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1382541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382541","relation":{},"subject":[]}}