{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:53:47Z","timestamp":1775681627525,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/iccad.2004.1382552","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T15:29:50Z","timestamp":1109086190000},"page":"107-110","source":"Crossref","is-referenced-by-count":41,"title":["Improving soft-error tolerance of FPGA configuration bits"],"prefix":"10.1109","author":[{"given":"S.","family":"Srinivasan","sequence":"first","affiliation":[{"name":"Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gayasen","sequence":"additional","affiliation":[{"name":"Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Vijaykrishnan","sequence":"additional","affiliation":[{"name":"Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Xie","sequence":"additional","affiliation":[{"name":"Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.J.","family":"Irwin","sequence":"additional","affiliation":[{"name":"Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","year":"0","journal-title":"Xilinx Product Datasheets"},{"key":"11","article-title":"Estimation of single event upset probability impact of FPGA designs","author":"sundararajan","year":"2003","journal-title":"Proc MAPLD"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249359"},{"key":"3","year":"0","journal-title":"Berkeley predictive technology model"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566422"},{"key":"1","article-title":"Active leakage power optimization for FPGAs","author":"anderson","year":"2004","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"10","article-title":"Selective triple modular redundancy for SEU mitigation in FPGAs","author":"samudrala","year":"2003","journal-title":"Proc of MAPLD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183141"},{"key":"5","article-title":"Triple modular redundancy design techniques for virtex FPGAs","author":"carmichael","year":"2001","journal-title":"Xilinx Application Note XAPP197"},{"key":"4","article-title":"Correcting single-event upsets through virtex partial configuration","author":"carmichael","year":"2000","journal-title":"Xilinx Application Notes XAPP216 (Vl 0)"},{"key":"9","article-title":"The impact of software and CAE tools on SEU in field programmable gate arrays programmable gate arrays to space projects","author":"katz","year":"1999","journal-title":"IEEE Nucl and Space Radiation Effects Conf"},{"key":"8","first-page":"61","article-title":"Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18?","author":"kamik","year":"2001","journal-title":"Digest of Technical Papers Symposium on VLSI Circuits"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","location":"San Jose, CA, USA","start":{"date-parts":[[2004,11,7]]},"end":{"date-parts":[[2004,11,11]]}},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382552.pdf?arnumber=1382552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:04:26Z","timestamp":1775678666000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1382552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382552","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}