{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:01:23Z","timestamp":1729674083533,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2004.1382586","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T20:29:50Z","timestamp":1109104190000},"page":"275-282","source":"Crossref","is-referenced-by-count":4,"title":["A power aware system level interconnect design methodology for latency-insensitive systems"],"prefix":"10.1109","author":[{"given":"V.","family":"Chandra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Schmit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Queuing systems - Volume 1: Theory","volume":"1","author":"kleinrock","year":"1975","journal-title":"John Wiley & Sons"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774629"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012669"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810688"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2003.818378","article-title":"Optimal buffered routing path constructions for single and single and multiple clock domain systems","author":"hassoun","year":"2003","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"14","article-title":"Computer architecture: A quantitative approach","author":"hennessy","year":"1996","journal-title":"Morgan Kaufmann"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"12","article-title":"Challenges and opportunities for design innovations in nanometer technologies","author":"cong","year":"1997","journal-title":"SRC Design Sciences Concept Paper"},{"journal-title":"Ph D Work in Progress","year":"0","author":"lin","key":"21"},{"key":"20","article-title":"The architecture of pipelined computers","author":"kogge","year":"1981","journal-title":"McGraw-Hill Advance Computer Science Series"},{"key":"22","article-title":"Performance optimization of latency insensitive systems through buffer queue sizing of communication channels","author":"lu","year":"2003","journal-title":"ICCAD"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1007\/BF02038860"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499187"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/32.4663"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774612"},{"key":"1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269045"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ROBOT.1986.1087512"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/272287.272327"},{"key":"9","article-title":"Robust interfaces for mixed-timing systems with application to latency-insensitive protocols","author":"chelcea","year":"2001","journal-title":"IEEE Design Automation Conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966757"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","acronym":"ICCAD-04","location":"San Jose, CA, USA"},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382586.pdf?arnumber=1382586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T16:09:14Z","timestamp":1497629354000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1382586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382586","relation":{},"subject":[]}}