{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:47:22Z","timestamp":1729608442328,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2004.1382611","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T15:29:50Z","timestamp":1109086190000},"page":"419-422","source":"Crossref","is-referenced-by-count":11,"title":["Logical effort based technology mapping"],"prefix":"10.1109","author":[{"given":"S.K.","family":"Karandikar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"SIS: A system for sequential circuit synthesis","volume":"ucb erl m92 41","author":"sentovich","year":"1992","journal-title":"Technical Report"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.404.0407"},{"journal-title":"Gain Based Synthesis Speeding RTL to Silicon","article-title":"Magma design automation","year":"2002","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840038"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998372"},{"key":"3","first-page":"79","article-title":"Performance-oriented technology mapping","author":"touati","year":"1990","journal-title":"Proc 6th MIT Conf on Adv Res in VLSI"},{"key":"2","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1145\/277044.277142","article-title":"Delay-optimal technology mapping by DAG covering","author":"kukimoto","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"1","first-page":"341","article-title":"DAGON: Technology binding and local optimization by DAG matching","author":"keutzer","year":"1987","journal-title":"Proc IEEE\/ACM DAC"},{"key":"10","first-page":"545","article-title":"Gate-size selection for standard cell libraries","author":"beeftink","year":"1998","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"7","first-page":"1","article-title":"Theory of logical effort: Designing for speed on the back of an Envelope","author":"sproull","year":"1991","journal-title":"Proc IEEE Advanced Research VLSI"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775979"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761178"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480156"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269005"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"8"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","acronym":"ICCAD-04","location":"San Jose, CA, USA"},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382611.pdf?arnumber=1382611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T12:09:14Z","timestamp":1497614954000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1382611\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382611","relation":{},"subject":[]}}