{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:45:23Z","timestamp":1742798723978},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2004.1382634","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T15:29:50Z","timestamp":1109086190000},"page":"527-532","source":"Crossref","is-referenced-by-count":17,"title":["Exact and heuristic approaches to input vector control for leakage power reduction"],"prefix":"10.1109","author":[{"family":"Feng Gao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.P.","family":"Hayes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1218939"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159754"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1995.520717"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348234"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(01)00341-9"},{"key":"1","first-page":"213","article-title":"Runtime mechanisms for leakage current reduction in CMOS VLSI Circuits","author":"abdollahi","year":"2002","journal-title":"Proc ISLPED"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915051"},{"journal-title":"2003 Int'l Technology Roadmap for Semiconductors","year":"0","key":"7"},{"journal-title":"ILOG Cplex Webpage","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606670"},{"journal-title":"Logic Synthesis and Optimization","year":"2000","author":"hachtel","key":"4"},{"key":"9","first-page":"1770","article-title":"A 0.9-V, 150-MHz, 10-mW, 4 mm2 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme","author":"kuroda","year":"1996","journal-title":"IEEE JSSC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781357"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","acronym":"ICCAD-04","location":"San Jose, CA, USA"},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382634.pdf?arnumber=1382634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T19:10:24Z","timestamp":1489518624000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1382634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382634","relation":{},"subject":[]}}