{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T01:59:03Z","timestamp":1782352743029,"version":"3.54.5"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2004.1382637","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T15:29:50Z","timestamp":1109086190000},"page":"541-548","source":"Crossref","is-referenced-by-count":11,"title":["A new incremental placement algorithm and its application to congestion-aware divisor extraction"],"prefix":"10.1109","author":[{"given":"S.","family":"Chatterjee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Brayton","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","year":"0","journal-title":"Multi-valued Logic Synthesis System"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.137523"},{"key":"12","article-title":"SIS: A system for sequential circuit synthesis","volume":"ucb erl m92 41","author":"sentovich","year":"1992","journal-title":"Technical Report"},{"key":"3","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/277044.277119","article-title":"Generic global placement and floorplanning","author":"eisenmann","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"10","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/127601.127635","article-title":"Layout driven technology mapping","author":"pedram","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998371"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774653"},{"key":"5","first-page":"224","article-title":"Addressing the timing closure problem by integrating logic optimization and placement","author":"gosti","year":"2001","journal-title":"Proc of ICCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144240"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185212"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968621"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","location":"San Jose, CA, USA","acronym":"ICCAD-04"},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382637.pdf?arnumber=1382637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T12:09:14Z","timestamp":1497614954000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1382637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382637","relation":{},"subject":[]}}