{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:44:12Z","timestamp":1725565452302},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2004.1382682","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T20:29:50Z","timestamp":1109104190000},"page":"783-790","source":"Crossref","is-referenced-by-count":1,"title":["High-level synthesis using computation-unit integrated memories"],"prefix":"10.1109","author":[{"family":"Chao Huang","sequence":"first","affiliation":[]},{"given":"S.","family":"Ravi","sequence":"additional","affiliation":[]},{"given":"A.","family":"Raghunathan","sequence":"additional","affiliation":[]},{"given":"N.K.","family":"Jha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/92.555990"},{"journal-title":"Genetic Algorithms in Search Optimization and Machine Learning","year":"1989","author":"goldberg","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470374"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600089"},{"journal-title":"Sequence Design Power Tools 2000 4 User s Guide","year":"0","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/54.922804"},{"journal-title":"Cadence Openbook SE 5 3 IC 4 4 5 and LVD 3 0","year":"0","key":"34"},{"key":"16","first-page":"126","article-title":"The combination of scheduling, allocation, and mapping in a single algorithm","author":"cloutier","year":"1996","journal-title":"Proc Int Symp Microarchitecture"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744334"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/12.966498"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.966497"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.546613"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012697"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810698"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348297"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1996.558360"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156243"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1997.621678"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/92.894155"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814257"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.904096"},{"journal-title":"Algorithms in C Parts 1-4 Fundamentals Data Structures Sorting Searching (Third Edition)","year":"1997","author":"sedgewick","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"journal-title":"Merged-logic-type Embedded DRAM Suits High-performance SoCs","year":"2003","author":"horikawa","key":"2"},{"journal-title":"High Performance Compilers for Parallel Computing","year":"1996","author":"wolfe","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1998.705942"},{"journal-title":"TSMC 0 13?m Process (CL013G) High-Speed Single-Port Synchronous SRAM (SRAM-SP-HS) Generator User Manual","year":"0","key":"30"},{"key":"7","article-title":"Mapping irregular applications to DIVA, A PIM-based data-intensive architecture","author":"hall","year":"1999","journal-title":"Proc High Performance Networking and Computing Conf"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"journal-title":"Synopsys Design Compiler VSS and Cyclone User Manual","year":"0","key":"32"},{"key":"5","first-page":"192","article-title":"FlexRAM: Toward an advanced intelligent memory system","author":"kang","year":"1999","journal-title":"Proc Int Conf Computer Design"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761153"},{"key":"4","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"crossref","first-page":"869","DOI":"10.1145\/775832.776051","article-title":"Intelligent SRAM (ISRAM) for improved embedded system performance","author":"jain","year":"2003","journal-title":"Proc Design Automation Conf"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","acronym":"ICCAD-04","location":"San Jose, CA, USA"},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382682.pdf?arnumber=1382682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,5]],"date-time":"2021-07-05T09:50:15Z","timestamp":1625478615000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1382682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382682","relation":{},"subject":[]}}