{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T05:10:59Z","timestamp":1744348259295},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2004.1382690","type":"proceedings-article","created":{"date-parts":[[2005,2,22]],"date-time":"2005-02-22T15:29:50Z","timestamp":1109086190000},"page":"830-837","source":"Crossref","is-referenced-by-count":10,"title":["A provably good algorithm for high performance bus routing"],"prefix":"10.1109","author":[{"given":"M.M.","family":"Ozdal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.D.F.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","article-title":"Busses: What are they and how do they work?","author":"ritchey","year":"2000","journal-title":"Printed Circuit Design Magazine"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293636"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_9"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129837"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159717"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809305"},{"year":"2004","author":"ludwig","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853685"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.137519"},{"key":"2","article-title":"On highspeed VLSI interconnects: Analysis and design","author":"boese","year":"1992","journal-title":"Proc Asia-Pacific Conf Circuits Syst"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-322-92106-2","author":"lengauer","year":"1990","journal-title":"Combinatorial Algorithms for Integrated Circuit Layout"},{"key":"7","first-page":"518","article-title":"Timing-driven routing for building block layout","author":"kuh","year":"1987","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"6","article-title":"General river routing algorithm","author":"hsu","year":"1983","journal-title":"Proc Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/92.475966"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585786"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-68402-9_16"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809645"}],"event":{"name":"ICCAD 2004. International Conference on Computer Aided Design","acronym":"ICCAD-04","location":"San Jose, CA, USA"},"container-title":["IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9494\/30133\/01382690.pdf?arnumber=1382690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,5]],"date-time":"2020-04-05T17:49:23Z","timestamp":1586108963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1382690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccad.2004.1382690","relation":{},"subject":[]}}