{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T05:28:40Z","timestamp":1736227720196,"version":"3.32.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560034","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T17:52:37Z","timestamp":1135273957000},"page":"19-24","source":"Crossref","is-referenced-by-count":1,"title":["FPGA device and architecture evaluation considering process variations"],"prefix":"10.1109","author":[{"family":"Ho-Yan Wong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lerong Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yan Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lei He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915268"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046218"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219020"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/1013235.1013278","article-title":"A probabilistic framework to estimate full-chip subthreshold leakage power distribution considering within-die and die-to-die p-t-v variations","author":"zhang","year":"2004","journal-title":"ISLPED"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996693"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/611843.611844"},{"key":"8","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/329166.329171","article-title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","author":"ahmed","year":"2000","journal-title":"Proc ACM Int l Symp Field Programmable Gate Arrays"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065819"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560034.pdf?arnumber=1560034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:48:00Z","timestamp":1736189280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560034","relation":{},"subject":[]}}