{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:21:23Z","timestamp":1725740483207},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560053","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T17:52:37Z","timestamp":1135273957000},"page":"133-140","source":"Crossref","is-referenced-by-count":5,"title":["A layout dependent full-chip copper electroplating topography model"],"prefix":"10.1109","author":[{"family":"Jianfeng Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qing Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Kawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1149\/1.1414287"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1149\/1.1541256"},{"key":"11","article-title":"Factors influencing damascene feature fill using copper PVD and electroplating","author":"reid","year":"2000","journal-title":"Solid State Technology"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1149\/1.1354496"},{"key":"3","article-title":"Design of IC interconnects with accurate modeling of CMP","author":"he","year":"2005","journal-title":"International Society for Optical Engineering (SPIE) Symposium on Microlithograhpy"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1016\/S0167-9317(96)00051-2"},{"year":"2002","author":"wolf","journal-title":"Silicon Processing for VLSI Era Vol 4 Deep Submicron Process Technology","key":"1"},{"year":"2002","author":"gbondo-tugbawa","journal-title":"Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes","key":"10"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1557\/PROC-816-K4.10"},{"key":"6","article-title":"Sub-100nm interconnects using multistep plating","author":"yang","year":"2003","journal-title":"Solid State Technology"},{"year":"2002","author":"park","journal-title":"Characterization and modeling of pattern dependencies in copper interconnects for integrated circuits","key":"5"},{"year":"2001","author":"mehrotra","journal-title":"Modeling the effects of systematic process variation on circuit performance","key":"4"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-07928-7","author":"luo","year":"2004","journal-title":"Integrated Modeling of Chemical Mechancial Planarization for Sub-Micron IC Fabrication From Particle Scale to Feature Die and Wafer Scales"},{"year":"1998","author":"ouma","journal-title":"Modeling of chemical mechanical polishing for dielectric planarization","key":"8"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560053.pdf?arnumber=1560053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T01:55:32Z","timestamp":1497664532000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560053","relation":{},"subject":[]}}