{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,20]],"date-time":"2026-09-20T05:25:58Z","timestamp":1789881958411,"version":"4.0.1"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560067","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T12:52:37Z","timestamp":1135255957000},"page":"217-224","source":"Crossref","is-referenced-by-count":14,"title":["Double-gate SOI devices for low-power and high-performance applications"],"prefix":"10.1109","author":[{"given":"K.","family":"Roy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Mahmoodi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Ananthan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Bansal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Cakici","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.807446"},{"key":"17","first-page":"27","article-title":"Energy-delay optimization of thin-body MOSFETs for the sub-15nm regime","author":"balasubramanian","year":"2004","journal-title":"IEEE Int SOI Conference"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077608"},{"key":"15","first-page":"437","article-title":"High-performance symmetric-gate and CMOS-compatible asymmetric gate FinFET device","author":"kedzierski","year":"2001","journal-title":"IEDM"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175824"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2005.1563543"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2003.1242882"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.44"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391558"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.842713"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2005.1563573"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800519"},{"key":"23","first-page":"366","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391559"},{"key":"25","article-title":"Larger-than-Vdd forward back bias in nanoscale bulk and double-gate SOI CMOS","author":"ananthan","year":"0","journal-title":"IEEE Transactions on Electron Devices"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283724"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502618"},{"key":"28","article-title":"Technology and circuit design considerations for width-quantized quasi-planar double-gate SRAM","author":"ananthan","year":"0","journal-title":"IEEE TED"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568799"},{"key":"3","year":"0","journal-title":"The 2004 International Technology Roadmap for Semiconductors"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/16.381982"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391610"},{"key":"1","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/16.796296"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746385"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013267"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818336"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746385"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/16.944188"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2003.1226864"},{"key":"8","first-page":"118","article-title":"FinFET-a quasi-planar double-gate MOSFET","author":"tang","year":"2001","journal-title":"ISSCC"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560067.pdf?arnumber=1560067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T18:12:40Z","timestamp":1489515160000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560067","relation":{},"subject":[]}}