{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T05:04:34Z","timestamp":1744002274848},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560071","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T17:52:37Z","timestamp":1135273957000},"page":"238-245","source":"Crossref","is-referenced-by-count":25,"title":["Deadlock-free routing and component placement for irregular mesh-based networks-on-chip"],"prefix":"10.1109","author":[{"given":"M.K.-F.","family":"Schafer","sequence":"first","affiliation":[]},{"given":"T.","family":"Hollstein","sequence":"additional","affiliation":[]},{"given":"H.","family":"Zimmer","sequence":"additional","affiliation":[]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994599"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115369"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1997.580961"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030830"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1225056"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1997.588531"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/71.940746"},{"key":"11","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/DATE.2000.840047","article-title":"A generic architecture for on-chip packet-switched interconnections","author":"guerrier","year":"2000","journal-title":"Proc Design Automation and Test in Europe Conf Exhibition 2000"},{"key":"12","first-page":"44","article-title":"A hierarchical generic approach for on-chip communication, testing and debugging of SoCs","author":"hollstein","year":"2003","journal-title":"Proc 2003 VLSI-SOC"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"journal-title":"ITRS Roadmap 2003","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/71.707539"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2003","author":"duato","key":"8"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560071.pdf?arnumber=1560071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T01:55:33Z","timestamp":1497664533000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560071","relation":{},"subject":[]}}