{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:10:22Z","timestamp":1758121822064},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560090","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T17:52:37Z","timestamp":1135273957000},"page":"335-342","source":"Crossref","is-referenced-by-count":2,"title":["Flip-flop insertion with shifted-phase clocks for FPGA power reduction"],"prefix":"10.1109","author":[{"family":"Hyeonmin Lim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kyungsoo Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Youngjin Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Naehyuck Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"267","article-title":"Cycle-accurate energy measurement and high-level energy characterization of FPGAs","author":"lee","year":"2003","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/0012-365X(92)00057-X"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.205010"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250039"},{"key":"3","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/280756.280873","article-title":"Low-energy embedded FPGA structures","author":"kusse","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"2","first-page":"123","article-title":"Analysis of glitch power dissipation in cmosic's","author":"fayalli","year":"1995","journal-title":"Proc Int Symp Low Power Electronics and Designs"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279338"},{"journal-title":"ALTERA Application Note","article-title":"Using the clocklock and clockboost pll features","year":"2003","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/966137.966139"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547519"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-30117-2_73","article-title":"The impact of pipelining on energy per operation in field-programmable gate arrays","author":"wilton","year":"2004","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"journal-title":"Virtex-II Platform FPGA Handbook","year":"2000","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000497"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560090.pdf?arnumber=1560090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T01:55:33Z","timestamp":1497664533000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560090\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560090","relation":{},"subject":[]}}