{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:50:55Z","timestamp":1725457855529},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560121","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T12:52:37Z","timestamp":1135255957000},"page":"511-518","source":"Crossref","is-referenced-by-count":4,"title":["Statistical technology mapping for parametric yield"],"prefix":"10.1109","author":[{"given":"A.K.","family":"Singh","sequence":"first","affiliation":[]},{"given":"M.","family":"Mani","sequence":"additional","affiliation":[]},{"given":"M.","family":"Orshansky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347933"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840285"},{"key":"18","first-page":"454","article-title":"Novel sizing algorithm for yield improvement under process variation in nanometer technology","author":"seung","year":"2004","journal-title":"Proc of DAC"},{"key":"15","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-Vth and sizing","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781356"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337321"},{"key":"14","first-page":"367","article-title":"An alpha-approximate algorithm for delayconstraint technology mapping","author":"roy","year":"1999","journal-title":"Proc of DAC"},{"key":"11","first-page":"327","article-title":"Selective gate-length biasing for cost-effective runtime leakage control","author":"gupta","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119812"},{"key":"21","article-title":"Fundamentals of computer algorithms","author":"horowitz","year":"1978","journal-title":"Computer Science Press"},{"journal-title":"Logic synthesis for VLSI design","year":"1989","author":"rudell","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/92.994980"},{"key":"23","first-page":"141","article-title":"Subthreshold leakage modeling and reduction techniques","author":"kao","year":"2002","journal-title":"Proc of ICCAD"},{"key":"24","doi-asserted-by":"crossref","first-page":"1149","DOI":"10.1109\/43.875301","article-title":"Sequential synthesis using SIS","author":"aziz","year":"2000","journal-title":"IEEE Trans on CAD"},{"key":"25","first-page":"341","article-title":"DAGON: Technology binding and local optimization by DAG matching","author":"keutzer","year":"1987","journal-title":"Proc of DAC"},{"key":"26","first-page":"337","article-title":"Fast statistical timing analysis handling arbitrary delay correlations","author":"orshansky","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"journal-title":"A Heuristic for Optimizing Stochastic Activity Network with Application to Statistical Circuit Sizing","year":"2004","author":"kim","key":"27"},{"key":"28","article-title":"Accurate and efficient gate-level parametric yield estimation considering power\/performance correlation","author":"srivastava","year":"2005","journal-title":"Proc of Austin Center for Advanced Studies"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"3","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-Vth and sizing","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IWSTM.2000.869312"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268894"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219021"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382612"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"6","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"4","first-page":"448","article-title":"A methodology to improve timing yield in the presence of process variations","author":"raj","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289076"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996693"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560121.pdf?arnumber=1560121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T21:55:33Z","timestamp":1497650133000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560121","relation":{},"subject":[]}}