{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:33:08Z","timestamp":1742394788391},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560157","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T17:52:37Z","timestamp":1135273957000},"page":"705-712","source":"Crossref","is-referenced-by-count":5,"title":["Discrete Vt assignment and gate sizing using a self-snapping continuous formulation"],"prefix":"10.1109","author":[{"family":"Saumil Shah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Zolotov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","article-title":"MINOS 5.4 user's guide, report SOL 83-20R","author":"murtagh","year":"1983","journal-title":"Systems Optimization Laboratory Stanford University"},{"key":"18","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1989","journal-title":"Proc ISCAS"},{"journal-title":"\"Linear Programming and Network Flows \" 3nd Edition","year":"2005","author":"bazaraa","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.36.5.519"},{"key":"13","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/43.771182","article-title":"Fast and exact simultaneous gate and wire sizing by lagrangian relaxation","author":"chen","year":"1999","journal-title":"IEEE Transactions on CAD"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120883"},{"key":"12","first-page":"138","article-title":"A new threshold voltage assignment scheme for runtime leakage reduction in on-chip repeaters","author":"shah","year":"2004","journal-title":"Proc Intl Conf on Computer Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.924061"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.994980"},{"key":"1","article-title":"Leakage issues in IC design: Trends, estimation and avoidance","author":"narendra","year":"2003","journal-title":"Tutorial ICCAD"},{"key":"10","first-page":"381","article-title":"Fast and effective gate-sizing with multiple-Vt assignment using generalized lagrangian relaxation","author":"chen","year":"2005","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337607"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231853"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012674"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277179"},{"key":"9","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/313817.313900","article-title":"Low power synthesis of dual threshold voltage CMOS VLSI circuits","author":"sundararajan","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871543"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560157.pdf?arnumber=1560157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T01:55:34Z","timestamp":1497664534000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560157","relation":{},"subject":[]}}