{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T18:24:19Z","timestamp":1747160659081},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560197","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T12:52:37Z","timestamp":1135255957000},"page":"939-946","source":"Crossref","is-referenced-by-count":23,"title":["A sliding window scheme for accurate clock mesh analysis"],"prefix":"10.1109","author":[{"given":"H.","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Yeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Wilke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Walker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Murgai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"Accuracy of interconnect Pi models","author":"wilke","year":"2004","journal-title":"Fujitsu Laboratories of America Internal Document"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839838"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643528"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/240518.240593","article-title":"Sizing of clock distribution networks for high performance CPU chips","author":"desai","year":"1996","journal-title":"DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382626"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.726547"},{"key":"10","first-page":"144","article-title":"The clock distribution of the power4 microprocessor","author":"restle","year":"2002","journal-title":"ISSCC Dig Tech Papers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382547"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.384428"},{"article-title":"X-Y grid tree tuning method","year":"2001","author":"camporese","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.165336"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759131"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560197.pdf?arnumber=1560197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,12]],"date-time":"2019-04-12T01:12:52Z","timestamp":1555031572000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560197","relation":{},"subject":[]}}