{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:48:18Z","timestamp":1725443298660},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560207","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T12:52:37Z","timestamp":1135255957000},"page":"995-1001","source":"Crossref","is-referenced-by-count":6,"title":["A cache-defect-aware code placement algorithm for improving the performance of processors"],"prefix":"10.1109","author":[{"given":"T.","family":"Ishihara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Fallah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1996.565886"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74953"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494132"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68200"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDS.1995.395819"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(95)00004-8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124781"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/325478.325479"},{"key":"20","first-page":"171","article-title":"Efficient procedure mapping using cache line coloring","author":"hashemi","year":"1997","journal-title":"Proc Conf Programming Language Design and Implementation"},{"journal-title":"PowerPC 604e RISC Microprocessor Technical Summary","year":"1996","key":"22"},{"journal-title":"The PowerPC 440 Core","year":"1999","key":"23"},{"key":"24","article-title":"The ARM 10 family of embedded advanced microprocessor cores","author":"hill","year":"2001","journal-title":"Proc Hot Chips 10"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/40.671401"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/12.21141"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801645"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.56854"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/12.364529"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.1996.542315","article-title":"A 160 MHz, 32b 0.5W CMOS RISC Microprocessor","author":"montanaro","year":"1996","journal-title":"Proc Int l Solid-State Circuits Conf"},{"key":"5","first-page":"52","article-title":"A fault-tolerant multiprocessor cache memory","author":"luo","year":"1994","journal-title":"Proc IEEE Intern Workshop Memory Technology Design and Testing"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/12.210168"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.126538"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114091"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560207.pdf?arnumber=1560207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T21:55:35Z","timestamp":1497650135000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560207","relation":{},"subject":[]}}