{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:26:12Z","timestamp":1761611172383},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.2005.1560209","type":"proceedings-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T17:52:37Z","timestamp":1135273957000},"page":"1006-1013","source":"Crossref","is-referenced-by-count":8,"title":["An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems"],"prefix":"10.1109","author":[{"given":"A.","family":"Agiwal","sequence":"first","affiliation":[]},{"given":"M.","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260978"},{"key":"16","article-title":"SIS: A system for sequential circuits synthesis","author":"sentovich","year":"1992","journal-title":"Department of EECS Technical Report No UCB\/ERL M92\/41"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935470"},{"key":"11","first-page":"9","article-title":"MOUSETRAP: Ultra-high-speed transition-signaling asynchronous pipelines","author":"singh","year":"2001","journal-title":"Proc International Conf Computer Design (ICCD)"},{"key":"12","first-page":"198","article-title":"High-throughput asynchronous pipelines for fine-grain dynamic datapaths","year":"2000","journal-title":"Proc International Symposium on Advanced Research in Asynchronous Circuits and Systems"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"3"},{"journal-title":"Component Wrapper Language","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269025"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563543"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"4","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1007\/3-540-48683-6_13","article-title":"Latency insensitive protocols","author":"carloni","year":"1999","journal-title":"Computer Aided Verification"},{"journal-title":"An introduction to asynchronous circuit design","year":"1997","author":"davis","key":"9"},{"key":"8","first-page":"78","article-title":"Efficient self-timed interfaces for crossing clock domains","author":"chakraborty","year":"2003","journal-title":"Proc International Symposium on Advanced Research in Asynchronous Circuits and Systems"}],"event":{"name":"ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005.","location":"San Jose, CA"},"container-title":["ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10431\/33130\/01560209.pdf?arnumber=1560209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T01:55:35Z","timestamp":1497664535000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1560209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccad.2005.1560209","relation":{},"subject":[]}}