{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T10:59:51Z","timestamp":1758970791726},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397248","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T19:22:47Z","timestamp":1199906567000},"page":"83-90","source":"Crossref","is-referenced-by-count":25,"title":["Exploiting STI stress for performance"],"prefix":"10.1109","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Puneet","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rasit O.","family":"Topaloglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419385"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705225"},{"key":"ref12","first-page":"56","article-title":"Stress Memorization Technique (SMT) by Selectively Strained-Nitride Capping for Sub-65nm High-Performance Strained-Si Device Application","author":"chen","year":"2004","journal-title":"Symp on VLSI Technology"},{"key":"ref13","first-page":"208","article-title":"A New STI Process Based on Selective Oxide Deposition","author":"elbel","year":"1998","journal-title":"Symposium on VLSI Technology Digest of Technical Papers"},{"key":"ref14","first-page":"158","article-title":"An Optimized Densification of the Filled Oxide for Quarter Micron Shallow Trench Isolation (STI)","author":"lee","year":"1996","journal-title":"Symp on VLSI Technology Digest of Technical Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.841286(410) 52"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.831358"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/16.944190"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249396"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1109\/SISPAD.2005.201493","article-title":"the impact of layout on stress-enhanced transistor performance","author":"moroz","year":"2005","journal-title":"2005 International Conference On Simulation of Semiconductor Processes and Devices"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346958"},{"key":"ref3","first-page":"233","article-title":"Novel Shallow Trench Isolation Process Using Flowable Oxide CVD for Sub-100nm DRAM","author":"chung","year":"2002","journal-title":"Proc IEDM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346959"},{"key":"ref5","first-page":"27","article-title":"Characteristics of High Performance PFETs with Embedded SiGe Source\/Drain and <100> Channels on 45&#x00B0; Rotated Wafers","author":"ouyang","year":"2005","journal-title":"IEEE Int VLSI Technol Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.872693"},{"key":"ref7","first-page":"28","article-title":"Investigation of CMOS Devices with Embedded SiGe Source\/Drain on Hybrid Orientation Substrates","author":"ouyang","year":"2005","journal-title":"Symposium on VLSI Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.94.42"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609265"},{"article-title":"Modeling of Mechanical Stress in Silicon Isolation Technology and Its Influence on Device Characteristics","year":"1999","author":"rueda","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1557\/PROC-0913-D05-05"},{"key":"ref22","first-page":"831","article-title":"Modeling Well Edge Proximity Effect on Highly-Scaled MOSFETs","author":"sheu","year":"2005","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.124"},{"key":"ref24","article-title":"Impact of Layout on Variability of Devices for Sub 90nm Technologies","author":"pramanik","year":"2006","journal-title":"IEEE Electron Devices Society Santa Clara Chapter Meeting"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.822877"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339693"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397248.pdf?arnumber=4397248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:50:36Z","timestamp":1497754236000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397248","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}