{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:14:14Z","timestamp":1725794054030},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397258","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T19:22:47Z","timestamp":1199906567000},"page":"149-154","source":"Crossref","is-referenced-by-count":24,"title":["Enhancing design robustness with reliability-aware resynthesis and logic simulation"],"prefix":"10.1109","author":[{"given":"Smita","family":"Krishnaswamy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen M.","family":"Plaza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"502","article-title":"Soft Error Reduction in Combinational Logic Using Gate Resizing and Flipflop Selection","author":"rao","year":"0","journal-title":"Proc ICCAD 2006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244060"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref13","first-page":"205","article-title":"Quadded Logic","author":"tryon","year":"1962","journal-title":"Redundancy Techniques for Computing Systems"},{"key":"ref14","first-page":"755","article-title":"FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs","author":"zhang","year":"0","journal-title":"Proc ISQED 2006"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862738"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229206"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364503"},{"key":"ref3","first-page":"129","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing"},{"key":"ref6","first-page":"532","article-title":"DAG-aware AIG rewriting: A Fresh Look at Combinational Logic Synthesis","author":"mishchenko","year":"0","journal-title":"Proc DAC 2006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297682"},{"year":"0","key":"ref1","article-title":"ABC: A System For Sequential Synthesis & Verification"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358021"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397258.pdf?arnumber=4397258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T20:34:57Z","timestamp":1489696497000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397258","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}